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Abstract
The BDD- and SAT-based model checking and verification methods normally require an
initial state. Here we are concerned with sequential hardware verification, where an initial
state must be one of the reset states. In practice, a reset state is not always given by the
designer, and computing a reset state of a circuit is a hard problem. In this paper we propose
a method allowing usage of SAT-based verification methods without a need for a user-given
or a computed initial state. The idea is to employ a binary encoding of 3-valued modeling
of circuits, and use the undefined state X as a reset state.
1 Introduction
In the theory of Finite State Machines (FSM) [Koh78], one assumes an initial state
(or a set of initial states), from which the machine starts operating. Here we will be
concerned with sequential verification of synchronized hardware (circuit) models.
In the practice of hardware verification, an initial state si of a circuit C is a state
where all state elements (latches and flip-flops) have a binary value (T or F ), and
there is an initializing sequence πi that brings C from the X state to that binary
state si [CA89]. A reset or a synchronization sequence for C, on the other hand, is
a sequence πr that brings C from any binary state to a unique state sr, called a reset
or a synchronization state (πr and sr are independent from the state from which C
starts operating) [Koh78]. Any initializing sequence is clearly a reset sequence, but
the converse does not hold [CA89].
Classic BDD-based model checking and verification algorithms require a reset
state [CBM89,CM90,TSLBS90,CCQ96,CC97,McM93]. The same is true for well
known SAT-based model checking algorithms such as Bounded Model Checking
[BCC99,BCCFZ99] or the induction method [SSS00]. Computation of reset se-
quences is a hard problem [CJSP93,PB94,PJH94,LP96,KBS96,CPRSS97,RH02].
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Therefore in this work we are looking for verification methods that can work with-
out a reset state.
Unlike SAT and BDD-based methods, the ATPG methods do not require a reset
state [HCCG96,HCC96,HCC01]. There, one assumes the outputs to differ, and
looks for a justifying assignment. The circuit modeling is ternary – besides the
two binary values T and F , one considers an unknown value, X (elsewhere also
denoted by ⊥ or u). A justified assignment gives an input vector sequence that,
if applied to the circuits starting at the unknown state X (or at any binary state),
brings them to a state where their outputs differ.
In order to take advantage of the rapidly developing SAT-based verification
technology, here we propose a SAT-based method for verifying 3-valued equiva-
lence of sequential circuits without initialization. Our method is based on the dual-
rail modeling of circuits, where every ternary value is represented with a pair of bi-
nary values (see [Bry87,BS94,SB95,KR03]). Via dual-rail encoding, we can arrive
to ordinary (2-valued) propositional logic formulation of the verification problem.
The novelty of our approach is to show that the dual-rail X state can be used
as a reset state in the (forward as well as backward) SAT-based algorithms men-
tioned above (the BMC and induction algorithms). We first present an algorithm
for checking 3-valued equivalence which uses the X state as a reset state, and prove
its correctness and completeness. We then discuss the applicability of our method
to verification with respect to other concepts of sequential equivalence, such as
alignability or post-synchronization equivalence [Pix92], and steady-state equiva-
lence [KMH02].
The paper is structured as follows. In the next section, we quickly recall some
basic definitions used in this work. In Section 3, we recall a backward ATPG based
algorithm for verifying 3-valued equivalence [HCCG96,HCC96,HCC01] and ex-
plain its drawbacks. In Section 4, we give a light introduction to a binary encoding,
called dual-rail encoding, of 3-valued logic into Boolean logic, originally devel-
oped for the purpose of efficient symbolic simulation and more direct modeling of
circuit operation [BS94]. We also refer to more recent results on usage of the dual-
rail encoding in SAT-based sequential verification [KR03]. In section 5, we propose
a SAT-based method for 3-valued equivalence verification, and discuss how it re-
lates to the ATPG algorithm mentioned above. In Section 6 we discuss how our
method can be extended to steady-state and alignability sequential equivalence ver-
ification. Experimental results are discussed in Section 7. Conclusions appear in
Section 8.
2 Preliminaries
Without restricting generality, we will assume that any circuit C has exactly one
output, o. We denote by C1 and C2 our specification and implementation circuits
(with outputs o1 and o2, respectively), and assume that they have the same set of
inputs (dummy inputs can be added, if necessary). We denote by Cxor the combined
circuit with shared inputs and XORed output o = o1 XOR o2. And we denote by
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Cxnor the combined circuit (the product machine [HS98]) with shared inputs and
XNORed output o = o1 XNOR o2.
We consider ternary modeling of circuit node values. The values could be one
of the binary values – T or F , or an undefined value – ⊥ (elsewhere also denoted
by X or u). Given a ternary (or binary) input vector sequence π, n(s, π) will denote
the value of node n of a circuit C after 3-valued simulation of C with π, starting at
state s. Similarly, C(s, π) denotes the (ternary) state into which π brings C, from
state s.
A circuit C is specified as a collection of next-state functions (NSFs) of the
latches as well as of the output. An NSF is a function of current and next-state
values of inputs and latches. 1 This collection of NSFs defines a sequential instance
corresponding to C, denoted Inst(C). We denote by Pins(C) the set of inputs,
latches, and the output of C. Every pin variable p can be viewed as a sequence
(p[m])m≥0 of Boolean variables, each p[m] representing value of pin p at phase m
(thus the next state of p[m] is p[m+ 1]).
Proof obligations can be added to an instance. They represent properties whose
validity in all (relevant) phases we intend to check. The proof obligations we will
be interested in are safety properties related to the validity of oxnor ⇔ T .
Unrolling to depth k of the instance Inst(C) yields a combinational instance,
denoted C[0, k], consisting of variables {p[i] | 0 ≤ i ≤ k, p ∈ Pins(C)}, and the
relations on them are induced by the NSFs. The function of the output o in C[0, k]
at time phase k will be denoted by o[0, k]. We assume it is a partial function on
all Boolean variables in the instance; partial because some value combinations are
illegal as they contradict the NSF relations imposed on the instance. Alternatively,
o[0, k] can be seen as the conjunction of all NSF relations in C[0, k].
Intuitively, falsification of a proof obligation expressing o1[k] ⇔ o2[k] inC[0, k]
corresponds to k iterations of an ATPG procedure of finding a counter-example
(CE) to the proof obligation o1 ⇔ o2. We will see in the later sections that this
correspondence is not as tight as it may seem from the first sight.
The following example clarifies the above definitions.
Example 2.1 Consider a circuit C that consists of a negated latch l, with data d and
clock which is always false: c = F (see Figure 1). Let o = ¬l denote the output.
Then Inst(C) consists of two NSFs: l′ = c′&d′+¬c′&l = l and o′ = ¬l′, where x′
denotes next state value of x. Unrolling Inst(C) to depth 1 yields combinational
instance C[0, 1] consisting of variables o[0], o[1], l[0], l[1], d[0], d[1] and relations
o[i] = ¬l[i] for i = 0, 1, and l[1] = l[0].
1 Thus, the circuits that we consider are Mealy machines.
3 A backward ATPG based method for verification without ini-
tialization
Huang et al [HCC96,HCC01] developed an ATPG based method for verifying 3-
valued safe replacement as well as 3-valued equivalence for sequential circuits
with or without an initial state. To define 3-valued equivalence, they introduced
a covering relation on signals with ternary values: signal v1 covers signal v2 iff
whenever v1 = T or v1 = F , then v1 = v2.
Definition 3.1 • Circuit C2 with output o2 is called 3-valued safe replacement of
circuit C1 with output o1 iff for any input sequence π, o1(⊥, π) covers o2(⊥, π).
(That is, when o1 has a binary value, then o2 must have the same binary value.)
• Circuits C1 and C2 are 3-valued equivalent, written C1∼=3C2, iff for any input
sequence π, o1(⊥, π) = o2(⊥, π).
The values {(T, T ), (F, F ), (⊥,⊥)} for the output pair (o1, o2) are called 3-
valued equal-pairs of C1 and C2; in this case, Cxnor is in 3-valued equal-state.
The remaining pairs {(T, F ), (F, T ), (⊥, T ), (⊥, F )}, (T,⊥), (F,⊥)} are called 3-
valued differ-pairs, and Cxnor is in 3-valued differ-state in this case.
An input vector sequence π such that (o1(⊥, π), o2(s2, π)) ∈ {(T, F ), (F, T )}
is called a partial test for C1 and C2 in [HCC01] (this definition is not symmetric).
Note that such a π brings Cxnor from state ⊥ into a 3-valued differ-state.
To check for 3-valued safe replacement, the authors propose to use an ATPG
solver in the following way:
The backward justification for the oxor = T (on Cxor) stops whenever one of
the following two conditions is satisfied:
• (Unjustifiable condition): All state requirements generated during the search of
a partial test sequence are proven unjustifiable. Then C2 is 3-valued safe replace-
ment of C1.
• (Justified condition): A state requirement that does not have requirements on C1
is reached. Then a partial test sequence has been found, and C2 is not a 3-valued
safe replacement of C1.
Similarly, Huang et al [HCC96] proposed to disprove 3-valued equivalence by
generating a state requirement that has no requirements on C1 or on C2; And to
prove 3-valued equivalence by showing that all those state requirements that are
generated while searching for a partial test for C1 and C2 and for a partial test for
C2 and C1, are unjustifiable.
The above algorithm needs a termination criterion, based on some sort of ‘di-
ameter’ or a fix-point, to be complete (not duscussed in [HCC01]). For example,
let both C1 and C2 be negated latches, l1 and l2, with control F (like the circuit C
in Example 2.1). Then Cxor[0, k] will depend on variables l1[0] and l2[0] for any k,
and neither of the two stopping conditions will ever be satisfied.
There is also another reason why the above algorithm is not complete: If an
input vector sequence that can bring Cxor from X state to a differ state (with output
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T ) exists, a partial test for Cxor that the backward justification algorithm above is
looking for may not exist:
Example 3.2 Consider two circuits C1 and C2 (see Figure 2), each consisting of
a single latch with clock signal c, with pattern say c = T, F, T, F, . . .. The input
of the first latch is constant F , while the input of the other latch is o2 XORo2.
Starting from the X state, o1 behaves as o1 = X,F, F, . . ., and o2 behaves as o2 =
X,X,X, . . .. Thus these circuits are not 3-valued equivalent (andC2 is not 3-valued
safe replacement of C1). However, oxor can never become T in a non-0 phase (the
only two concretizations of the sequence o2 = X,X,X, . . . are o2 = F, F, F, . . .
and o2 = T, F, F, . . .), thus a partial test doesn’t exist neither for C1 and C2 nor for
C2 and C1.
Remark 3.3 The above example was pointed out to us as a counter-example to (the
sufficiency part of) Lemma 2 of [HCC01], which states that C2 is a 3-valued safe
replacement of C1 iff there is no partial test for C1 and C2. While we believe the
above example is not a counter-example to Lemma 2 of [HCC01] 2 , the correctness
of the lemma does not affect the correctness of the above algorithm or our results
below, and we will not elaborate on this issue further.
Note that, intuitively, work with X values in a circuit corresponds to work with
QBFs (Quantified Boolean Formulas): latch values are universally quantified in
a predicate expressing a stop condition in the ATPG procedure above. Abdulla
et al [ABE00] investigated ways to simplify QBF translation into quantifier free
propositional formulae to facilitate SAT solvers on QBF, for the purpose of SAT-
based model checking. Here we pursue a different path: To develop a SAT-based
verification algorithm for 3-valued equivalence checking, we consider a dual-rail
encoding of the ternary values. In the next section, we give a brief introduction to
the subject. We will later explain why this approach can work well with certain SAT
2 The authors state that they use an enhanced 3-valued logic simulation in Lemma 2; such simula-
tion is based on approximating 3-valued simulation by 2-valued simulation. Note that the circuits
C1 and C2 above cannot be distinguished if enhanced 3-valued logic simulation was used instead of
the usual (conservative) one (see also Example 4.1). In the definitions however they use the usual
3-valued simulation.
solvers, and how it can be extended to verifying sequential equivalence without
initialization with respect to other useful concepts of sequential equivalence.
4 Verification using dual-rail modeling of circuits
Dual-rail modeling of circuits was introduced by Bryant [Bry87]. It was used
in [BS94] to enable a more precise modeling of circuit operation, and to enable
representation of all ternary values with BDDs via a binary encoding. It resulted in
a more efficient symbolic simulator, as more complex behaviors could be modeled
with a single simulation run. We refer to [SB95,Jon02] for more information.
Each ternary value v is encoded as a pair of binary values (vh, vl), called the
high and the low values. The undefined value ⊥ is encoded as a pair ⊥ = (T, T ).
The truth constants are encoded by T = (T, F ) and F = (F, T ). The pair  =
(F, F ) encodes a contaminated or over-specified value. To avoid any confusion, we
use F dr, T dr, and ⊥dr to denote the dual-rail encoding of T, F and ⊥, respectively.
And vdr = (vh, vl) will denote the dual-rail encoding of a ternary variable v.
Sequential logic can be expressed by using Boolean logic connectives such as
&,+, and ¬, and a phase-delay or next state operation, ′. Thus in order to model
sequential logic in dual-rail, it is enough to have dual-rail rules for these opera-
tions. We overload these logic connectives to denote the corresponding dual-rail
counterparts as well. These dual-rail rules are as follows: Let xdr = (xh, xl) and
ydr = (yh, yl) be dual-rail encoding of ternary variables x and y. Then
• (xh, xl)&(yh, yl) = (xh&yh, xl+yl) ;
• (xh, xl)+(yh, yl) = (xh+yh, xl&yl) ;
• ¬(xh, xl) = (xl, xh) ;
• (xh, xl)′ = (x′h, x
′
l).
Thus a dual-rail NSF is a pair of NSFs of the high and low values. We denote
by Cdr[0, k] the unrolled, to depth k, dual-rail sequential instance, and denote by
odr[0, k] the value of o in that instance (cf. definition of o[0, k] in C[0, k].
Example 4.1 Let us compute xdr XORxdr for xdr = ⊥dr, as in Example 3.2:
⊥dr XOR⊥dr = ((T, T )&¬(T, T ))+(¬(T, T )&(T, T ))
= ((T, T )&(T, T ))+((T, T )&(T, T ))
= (T&T, T&T )+(T&T, T&T )
= (T, T )+(T, T )
= (T+T, T+T )
= ⊥dr.
We can see that dual-rail computation corresponds to usual 3-valued logic. 3
3 With enhanced 3-valued simulation as in the proof of Lemma 2 of [HCC01], we get⊥XOR⊥ =
To ensure that in a sequential instance the inputs are always binary, one needs
to add, for any input variable i, an assumption ih = ¬il. This in particular will
guarantee that we do not introduce (F, F ) values in the instance. Further, if (F, F )
values are not introduced in assumptions or in proof obligations, the NSFs can-
not introduce them either (because the above four operations cannot result in an
(F, F ) value if the arguments are not over-constrained). Thus, for example, over-
constrained values should not appear in a satisfying assignment found by a SAT-
solver. An appearance of (F, F ) in a satisfying assignment indicates a bug (in the
design or in the tool), that is why we don’t add to the instance an assumption for-
bidding over-constrained values on all variables.
We demonstrate dual-rail computation on another example:
Example 4.2 Let C be a circuit as in Example 2.1. Then Inst(C) consists of four
NSFs: l′h = (c′h&d′h)+(c′l&lh) = lh, l′l = (c′l+d′l)&(c′h+ll) = ll, o′h = l′l, and
o′l = l
′
h. Besides, we assume that d, as an input, is always binary, by adding
dh = ¬dl as an assumption to Inst(C).
Dual-rail modeling is currently used in an alignability verification engine, In-
sight, in the formal verification group at Intel. Despite the double number of vari-
ables, experimental results show that the dual-rail implementation is 1.5x faster
than a single-rail implementation based on the initialization flow reported in [RH02].
Among other factors, this is due to the fact that the dual variables ‘behave sim-
ilarly’, and our SAT solver can exploit this similarity without a significant over-
head [KR03]. For example, SAT solvers based on the saturation method [SS00]
are known to perform well when there are many equivalent (up to negation) vari-
ables in the instance.
5 A SAT-based method for checking 3-valued equivalence
In this section, we show how the BMC algorithm [BCC99,BCCFZ99] and the in-
duction method [SSS00] can be adapted to enable verification without a reset state,
by using the dual-rail state ⊥ as an initial state. Unlike the original ATPG based
algorithm of Huang et al [HCC01], our algorithm is (sound and) complete. We
will also see that a more direct encoding of the ATPG algorithm into SAT based
dual-rail formalism results in an incomplete algorithm.
Algorithm 1 describes our 3-valued equivalence verification procedure without
a reset state.
Theorem 5.1 Algorithm 1 is a sound and complete procedure for checking 3-
valued equivalence.
Proof. The situations when the proof obligation can be falsified are exactly the
situations where the pair (o1, o2) is a 3-valued differ-pair:
(o1
dr, o2
dr) ∈ {(T dr, F dr), (F dr, T dr), (⊥dr, T dr), (⊥dr, F dr), (T dr,⊥dr), (F dr,⊥dr)}.
F , since T XORT = F XORF = F .
Algorithm 1 SAT-based algorithm for 3-valued equivalence verification w/o reset
state
1: Check 3-valued equivalence of o1 and o2 {
2: Create a dual-rail sequential instance corresponding to Cxnor ;
3: Bind to T high and low latch values in phase 0 ;
4: Add proof obligation expressing oxnordr ⇔ T dr ;
5: Apply a complete SAT-based method to the instance ;
6: if a counter-example is generated then
7: Report ’DIFFER’ and EXIT ;
8: end if
9: if the proof obligation is proved then
10: Report ’EQUAL’ and EXIT ;
11: end if
12: else report ‘INDETERMINATE’ and EXIT ;
13: }
Thus the algorithm returns ’DIFFER’ exactly when C1  ∼=3C2, and the counter-
example bringsCxnor from state⊥ to a 3-valued differ state. By the same argument,
the algorithm returns ’EQUAL’ iff C1∼=3C2. (Only) in case the run terminates
without resolving the instance, the algorithm returns ’INDETERMINATE’. ✷
In Algorithm 1, we mainly use induction based algorithms [SSS00], since they
perform better when a full proof is sought. (We use the BMC based methods in
algorithms that require initialization – the counter-examples become (part of) the
initializing or synchronizing sequences [RH02,KR03].) We recall briefly that in
the induction method, unrolling with increasing depths is performed, till a counter-
example (to the proof-obligation) is found, or induction step can be proved (see
also [BC00] for a nice description on why a simple induction, with depth 1, is not
enough). In [SSS00], termination conditions for induction step are presented that
reflect both forward and backward state space traversal methods, thus our algorithm
also can be made forward or backward (or combined), depending on which kind of
induction is used.
A direct encoding of the ATPG algorithm of [HCC01] into SAT-based model
checking problem would correspond to
• Considering the set of (combined) states where all latches of C1 or all latches of
C2 are in state ⊥dr as the set of initial states;
• Considering the states where oxordr = T dr as the bad states;
• And applying the backward induction scheme of [SSS00].
Counter-examples found by such an algorithm would be the correct ones, but the al-
gorithm would miss counter-examples in situations like in Example 3.2. We there-
fore abandon this algorithm in favor of Algorithm 1 above.
6 Verification with respect to other concepts of equivalence
In this section, we comment on the applicability of our methods for equivalence
checking with respect to some other concepts of equivalence, namely steady-state
equivalence and alignability equivalence.
6.1 Verifying steady-state equivalence
We recall definition of steady-state equivalence from [KMH02]. In steady-state
equivalence, we compare the outputs only in time phases where both outputs have
binary values. Values in other time phases are don’t cares. Thus circuits that are
3-valued equivalent are also steady-state equivalent, but not vice versa.
Definition 6.1 ([KMH02])
• An input vector sequence π is called a steady-state sequence for a circuit C if
o(⊥, π) is binary.
• Circuits C1 and C2 with outputs o1 and o2 are called steady-state equivalent,
written C1∼=ssC2, iff for any input sequence π that is a steady-state sequence for
both C1 and C2, o1(⊥, π) = o2(⊥, π).
In order to develop a verification procedure for verifying steady-state equiva-
lence without a reset state, we can simply change the proof obligation in Algo-
rithm 1 to the following one: (binary(o1) & binary(o2)) ⇒ (o1 ⇔ o2), where
binary(oi) denotes the property that oi has a binary value (that is, oih = ¬oil),
i = 1, 2.
6.2 Verifying alignability equivalence
We recall definition of alignability or post-synchronization equivalence from [Pix92].
Definition 6.2 • State (s1, s2) of the combined circuit Cxnor is an equivalent state
if for any input sequence π, o1(s1, π) = o2(s2, π). 4
• A binary input sequence π is an aligning sequence for a combined state (s1, s2)
of Cxnor if it brings Cxnor from state (s1, s2) into an equivalent state.
• Circuits C1 and C2 are alignable, written C1∼=alnC2, if every state of Cxnor has
an aligning sequence (or equivalently, there is a sequence, called a universal
aligning sequence, that aligns any state of Cxnor).
Lemma 6.3 (i) If circuits C1 and C2 are synchronizable and C1∼=ssC2, then
C1∼=alnC2.
(ii) If C1∼=alnC2, then C1∼=ssC2.
Proof.
4 The concepts of equal- and differ-states should not be mixed with equivalent and inequivalent
states. In this definition, all states are binary.
(i) Let C1 and C2 be steady-state equivalent. Consider sequence π that synchro-
nizes both C1 and C2, say into a state pair (s1, s2). Then for any sequence
π′, the concatenation of π and π ′ is a steady-state sequence, thus π ′ ends in
a state (s′1, s
′
2) where o1 and o2 have equal binary values. Thus (s1, s2) is an
equivalent state pair, implying that C1∼=alnC2.
(ii) Now let C1 and C2 be alignable. Suppose on the contrary that C1 and C2
are not steady-state equivalent. Then there is a steady-state sequence π that
brings any state into a differ state (with outputs different binary values). Such
a sequence can distinguish any pair of states, thus C1 and C2 do not have an
equivalent state pair, and they cannot be alignable – a contradiction.
✷
Alignability equivalence is a widely used concept of equivalence. Therefore,
to show the importance of our methods, it is important to clarify the relevance of
our methods for alignability equivalence verification. Indeed, there are a number of
ways allowing to infer alignability or non-alignability of circuits by using the meth-
ods of checking steady-state or 3-valued equivalence presented in the early sections.
We mention a few of them, based on the above lemma and a result in [HCC01].
• If our steady-state verification algorithm proves circuits C1 and C2 inequivalent,
then it returns a counter-example πd that brings Cxnor from state ⊥ to binary
differ-state. Such a sequence πd is actually a universal counter-example demon-
strating that C1 ∼=alnC2 (as it can distinguish any pair of states of C1 and C2).
• If on the other hand C1∼=ssC2, then from the SAT procedure proving this, it
is possible to extract information whether the part binary(o1)&binary(o2) be-
comes true in some phase. Such a procedure depends on the particular strategy
used to resolve the sequential instance, and goes beyond the scope of this paper.
(Of course initializability of C1 and C2 can be checked separately.) If yes, we
have actually proven C1∼=alnC2 as well. If not, we cannot claim C1  ∼=alnC2,
as synchronizing but not initializing sequence may exist that brings Cxnor into
an equivalent state. For such not 3-valued initializable circuits [HCC01] we use
a formal initialization method, briefly discussed in [RH02], to find an aligning
sequence when it exists.
• It is shown in [HCC01] that if both C1 and C2 are initializable, then C1∼=3C2
implies C1∼=alnC2. Actually, it is enough to show that one of the circuits is
initializable and the other one is its 3-valued safe replacement [HCC01].
• Since 3-valued equivalence requires o1 and o2 to match in all time phases, the
above sufficient condition may not be practical to infer alignability from 3-valued
equivalence. Instead, a (k−) delayed 3-valued equivalence can be used, which
requires o1 and o2 to match from phase k onward. Still, usage of delayed 3-
valued equivalence in proving alignability is limited.
Steady-state equivalence Alignability equivalence
Ckt Latches Gates Passed Problematic Time (sec.) Passed Problematic Time (sec.)
C1 712 7838 9 0 1067 9 0 1106
C2 1208 38259 0 1 1331 0 1 1728
C3 100 1202 28 0 1128 28 0 2701
C4 826 6260 7 1 2697 6 2 3921
C5 154 1730 35 0 2008 35 0 3251
Total 79 2 8231 78 3 12707
Table 1
Comparison of performance.
7 Experimental results
We have implemented Algorithm 1 and its modified version for checking 3-valued
and steady-state equivalences. Most of our circuits are resetable, thus in practice
this algorithms performs alignability check as well.
Experiments reported below were performed on 550MHz dual CPU Linux ma-
chine with 2GB memory. A timeout of 300 seconds was used in the SAT solver.
Experimental results show that say the steady-state equivalence algorithm is 1.5x
faster than a dual-rail alignability equivalence algorithm that first performs syn-
chronization of the specification and implementation circuits (see Table 1; there,
numbers of latches and gates represent an average per output). And as already
mentioned, the latter in turn is 1.5x faster than a corresponding single-rail imple-
mentation of alignability checking engine (despite the fact that dual-rail model-
ing requires twice as much NSFs) [KR03]. Furthermore, the counter-examples
returned by the steady-state engine are in average 2x shorter than those found by
the alignability engine, which is much more important (for debugging) than the
above reported speed-up (see Table 2, where circuits C1 – C7 contain loops, while
circuits C8 – C14 are loop-free; all data is given per single outputs).
8 Conclusions
Thus far, SAT-based verification methods have been mainly concentrated on prop-
erty checking, and for the good reason: It is well understood that circuit equivalence
verification can be performed by the model-checking of properties that express
equivalence of the circuit outputs. Indeed, in this work, we have demonstrated how
SAT-based methods (such as the BMC or the induction method) can be used for
proving sequential equivalence in accordance with a number of important sequen-
tial equivalence concepts.
In particular, we have developed SAT-based verification methods for verifying
Steady-state equivalence Alignability equivalence
Ckt Latches Gates CE len Ckt Latches Gates CE len Ckt CE len Ckt CE len
C1 526 2509 9 C8 151 1747 4 C1 21 C8 8
C2 18 160 6 C9 173 2037 6 C2 8 C9 8
C3 18 92 6 C10 107 1263 6 C3 11 C10 12
C4 18 415 4 C11 112 1317 6 C4 5 C11 9
C5 24 207 4 C12 67 744 4 C5 6 C12 9
C6 25 1121 8 C13 57 619 4 C6 10 C13 10
C7 704 7660 11 C14 98 726 3 C7 65 C14 6
Total 81 188
Table 2
Comparison of counter-example length.
sequential circuits with respect to 3-valued, steady-state and (partly) alignability
equivalence. The novelty of our approach is that it does not require a reset state.
Instead, we can use the undefined state as a reset state, after encoding the latter
into a binary representation. Unlike the ATPG-based method of [HCC01], from
which our approach emerged, our algorithms for checking 3-valued and steady-
state equivalence are complete. We hope that our work sheds further light on the
relationship between the ATPG- and SAT-based sequential verification.
An advantage of our approach is that the verification procedure becomes rel-
atively simple conceptually, thus it is easy to implement and maintain it. Our
method compliments earlier methods for which synchronization is an essential part
of verification, as our algorithms outperform (in a number of dimensions) similar
algorithms that need to compute reset states. Clearly, this does not decrease the
importance of initialization based methods. In particular, synchronization methods
when initializing sequences do not exist are indispensable.
Actually, because of the importance of short counter-examples for debugging
at early stages of design, steady-state verification is entering a default flow in our
verification methodology, which was previously based on initialization. We remark
also that the ability to find counter-examples quickly is important in the framework
of model abstraction refinement (see e.g. [CGJLV00]). There, because one works
with pruned models, there is a higher probability of (false) negatives, till a right
pruning is found. And synchronization can be checked on correctly pruned models
only, when the pruned models are steady-state equivalent.
Despite the rapid development and success of SAT-based model checking, there
is still a long way to go. As an example, we mention that, on loop-free circuits,
SAT-based equivalence methods (both with or without initialization) perform very
poorly compared to the method developed in [KMH02] for loop-free circuits. Both
steady-state and alignability checks time out after thousands of seconds on tests
that can be verified in less than a minute with the method in [KMH02]. SAT-based
model checking will profit from the development of alternative ways of translating
model-checking problems into SAT problems.
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